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COMPUTER SYSTEM SIMULATION AND ANALYSIS
SUMMARY
This report describes a simulation model developed as a tool
for use in studying different computer system configurations. The model /
was developed specifically for use in evaluating proposed configurations
for the Space Ultrareliable Modular Computer (SUMC) being developed at
MSFC Huntsville by the Computer Division of the Astrionics Laboratory.
Two major elements comprise the simulated environment; the
system configuration being simulated and the workload being processed
by the simula.ted system. The principal use of the simulator is in com-
paring the relative merits of two or more configurations by simulating
these systems when processing a given workload.
A configuration is simulated in terms of the number and speed
of the system central processors, the number of I/O data channels and
the speeds of the I/O peripherals. The model also provides for the
simulation of configurations with dedicated processors for non-user or
system processing.
The workload processed by the simulated system is described
in terms of the number of equivalent adds performed during computation
and the number of data bits transferred while performing I/O.
The model is written in the GPSS simulation language and uses
the statistics gathering features of that language to measure the per-
formance of a configuration as it processes a particular workload.
%
The throughput performance and cost-effectiveness of two
systems, one with and one without a dedicated Executive system processor,
are evaluated as an example of how the model may be used.
INTRODUCTION
The advent of the third generation of computers has been
accompanied by the realization that the choice of a computer configuration
is no longer the relatively simple task it once was. The concept of
multiprogramming allows the computing system to process more than one
task concurrently, thus enabling more efficient utilization to be made
of system resources such as central processing unit and input-output
subsystems. A great amount of effort, resulting in many different
approaches, has been expended on the problem of matching a modern
computer system to its data processing workload. In order to accomplish
such an optimization, however, detailed knowledge of both the proposed
system and workload are required. The Systems and Computers Evaluation
and Review Technique (SCERT)l provides the means for computer selection
by making available a library of hardware and software performance
factors for most of the commonly available commercial systems. The
proposed data processing load must be described in detail so that a
mathematical model of each program can be constructed. This technique
is limited in that each Executive System considered is a fixed package
and cannot be altered by the user.
Special purpose simulators have been written 2,3,4,5,6,7 which
allow the user to select a hardware/software system for a prescribed
data processing workload. These models are usually deterministic simula-
tions of the algorithms of the Executive System which allow the user to
evaluate various job scheduling philosophies and algorithms as constrained
by a hardware configuration, which is also specified by the user. Such
models depend, for their validity, upon the fidelity of the description
of the workload. Various generalized job-mix descriptions have been used^,
as well as mixes more indicative of the particular application^'7,8^
Computer systems have also been studied using mathematical
descriptions of the system and its workload^jlOj this method is not as
flexible as that of simulation, however, due to the fact that an analytical
solution quickly becomes intractable when the system is described to any
great level of detail.
The bulk of the work reported so far in the literature is
concerned with optimizing the performance of an established system. No
work has been apparent to the authors, however, which addresses the
problem of establishing the basic configuration of a new computing system.
In the preliminary specification of a computer system two
requirements usually dominate: (a) the rate at which the computer
processes data, i.e. its throughput rate, and (b) the system cost. A
basic- issue affecting both throughput and cost is the question of where
the processing required by the executive system should be done. Two
philosophies have emerged during the development of the computer to its
present level of sophistication. The first of these, represented by the
UNIVAC 1108 system, uses a central processor (or multiple processors) for
all computation to be performed by the system, ranging from complex
calculations programmed by a user to the processing of relatively
simple algorithms used by the executive program in supervising the
pr.ocessing of the total system load. The other philosophy utilizes
the central processor for user programs only and provides a simpler
peripheral processor to monitor the total system activity; this
type of architecture is employed, for example, by Control Data Corp.
in their 6000 and 7000 series machines.
Since it is not obvious how these two,approaches compare
in terms of throughput and cost, the present study was undertaken
in order to develop a method whereby two such configurations could
be compared in terms of their throughput, normalized with respect to
their relative costs, when processing a pre-defined workload.
A simulation model was developed and consists of two major
elements, (a) the configuration being simulated and (b) the workload
being processed. A configuration is simulated in terms of the number
and speed of the system central processors, the number of I/O data
channels and the speeds of the I/O peripherals.
As an example of the application of the model, a study was
performed in relation to the proposed earth-orbiting space station.
Since design information is, as yet, not well defined, the results
represent a first-cut at the basic system configuration for the Space
Ultrareliable Modular Computer (SUMC). It proved possible
to obtain gross estimates of the space station user and executive
system overhead requirements in terms of average computation rates and
average data transfer rates, but no information was available on process-
ing or I/O transfer iteration rates, task memory requirements, the
operating system task scheduling philosophy or peripheral storage
subsystem specifications.
Based upon the information available, a workload is described
in terms of the number of equivalent adds performed during computation,
and the number of data bits transferred while performing I/O. By varying
the relative amounts of computation and data transferred during I/O, a
spectrum of job-mixes was defined.
In processing these job-mixes on the different computer configura-
tions, the criterion of a balanced system is established, i.e. one in which
the queues for central processing unit and I/O channels are approximately
matched. This condition ensures that system delays are not localized.
The performance of two systems, one with and the other without
a special purpose processor (SPP) dedicated to performing executive
functions only, is compared. The model is written in the GPSS simulation
language.
SECTION II. SIMULATOR LOGIC
Figure 1 shows the logic flow as the simulated system pro-
cesses a run. A run is created by a GPSS GENERATE block and is
entered into the simulated system where it moves immediately to the
run queue. In a typical computer system this event corresponds to
the reading of a program run card.
The rate at which runs arrive for processing is determined
by the particular application under investigation. If the run arrival
pattern of the proposed workload is known, a function can be construc-
ted which causes runs to be entered at this predetermined rate. If,
however, the run arrival rate is unknown or if the purpose of a simu-
lation is to determine the capability of the simulated system operating
under a constant load, a fixed number of runs may be entered into the
system at the beginning of the simulation (at simulated time zero).
The remainder of the simulation is then devoted to processing as many
of these runs as is necessary to evaluate the performance of the simu-
lated system. The latter method is desirable when comparing two
different systems processing the same workload, and was used in the
work to be described in this report.
The rate at which runs leave the run queue and become active
is determined by a parameter which limits the number of concurrent
active runs. In a typical computer system the active time of a run
corresponds to the time the run spends in core. Even though core
acquisition and utilization are not modeled deterministically, placing
a maximum on the number of concurrent active runs is an indirect way
of specifying core capacity for the system. For example, if the
average core requirement of a typical run is known to be 30K words of
core memory and 6 runs are to be active concurrently, the system must
have at least 180K words of memory.
When active, a run is in one of four possible states; in the
CPU queue awaiting an available CPU, executing on a CPU, in a channel
queue waiting for a channel to be free, or performing its I/O
function. The duration of a run's active state is a function of the
amount of computation and I/O performed by the run and the time spent
in the CPU and channel queues. While the amount of computation and I/O
performed by a run is independent of the configuration, the time required
to perform these functions and the time spent in the queues are configu-
ration dependent and are used in comparing the merits of different
configurations.
Each time a run completes an I/O, a check is made to deter-
mine if the run has completed execution; if not, the run is directed to
the CPU queue. When a run completes execution it is removed from the
active state and terminated, allowing another run to become active.
NO
( RUN ENTERS J
USE CPU
FIGURE 1. SIMULATOR LOGIC
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SECTION III. THE SIMULATED ENVIRONMENT
The simulated environment is made up of the system being simu-
lated and the workload being processed by the simulated system. Control
over this environment is.exercised through the various model input
parameters.
A. The Simulated Workload
In defining the workload to be processed by the simulated:system
a run is defined in terms of the number of "equivalent adds" performed
during computation and the number of bits of data transferred while per-
forming I/O. This definition requires that all computation (adds,
multiplies, divides, etc.) be expressed in an equivalent number of adds.
Each run is composed of a number of "compute-I/0 loops" where
each such loop consists of a number of equivalent adds (compute) followed
by the transfer of a number of data bits (I/(B). The values of these run
attributes, as well as the action of the simulated system in processing
the runs, are controlled through the use of four probability distribution
functions. Three of these functions (PL, PC, and PI) are Poissori distri-
butions with means specified by model input; the fourth (PCH) is a
function defined by input data which gives the distribution of I/0's among
the various data channels. These functions are sampled in the following
manner during execution of the model (see Figure 2):
PL: Sampled once for each simulated run to
give the number of compute-I/0 loops for
the run.
PC: Sampled for each compute-I/0 loop of each
simulated run to give the number of equiv-
alent adds to be executed during the loop.
Pis Sampled for each compute-I/0 loop of each
simulated run to give the number of data
bits to be transferred during the loop to
a channel sampled from PCH/ -'
PCH: Sampled for each compute-I/0 loop of each
simulated run to select a channel for data transfer.
The CPU time and I/O time required during each compute-I/0 loop
are calculated using the values obtained from PC and PI and the speeds of
the system hardware. Note that the amount of work to be performed during
a compute-I/0 loop is configuration independent while the time required
to perform the work is configuration dependent. Thus a particular job-
mix can be run on different configurations to find the configuration which
processes the job-mix in the most efficient or satisfactory manner.
NO
( RUN ENTERS J
zn:
SAMPLE PL TO FIND
NUMBER COMPUTE
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FIGURE 2. USE OF PROBABILITY DISTRIBUTION FUNCTIONS
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B. The Simulated System
The hardware components of the configuration being simulated
are specified in terms of,the number and speed of each such component.
CPU speed is measured in microseconds per add and I/O subsystem speed
is a function of average access time (in milliseconds) and data transfer
rate (in bits per millisecond).
An option is provided which includes in the system a speci-
fied number of special purpose processors to be used exclusively for
executive system processing. The speed of these processors is indepen-
dent of the CPU speed.
Since an executive system has yet to be developed for STDMC,
certain simplifying assumptions were required in the development of
scheduling algorithms for the model and in placing a load on the simu-
lated system corresponding to the processing requirements of an executive
system.
The following scheduling procedures were implemented in the model:
1. All runs have the same priority.
2. All system resources (CPU's, channels, etc.)
are allocated on a first-come first-served
basis.
3. All CPU's are assumed to be identical so that I
a single queue is required for runs awaiting |
an available CPU. j
- ' . • - ' ' • • • " . . . . • ' j
4. A queue is maintained for each data channel j
since each I/O is directed to a specific j
.channel.
• • ' ' ' • ' • • ' ' I
5. Once a run has control of a CPU it will retain j
control until I/O is required.
6. When a run performs I/O it loses control of the
CPU on which it was executing.
These procedures provide the scheduling structure necessary to simulate
SUMC configurations without imposing assumptions detrimental to a parti-
cular type of configuration.
In order to represent the requirements of the executive system
during the course of processing a given stream of user runs, one executive
task is arbitrarily created for each active user run. These executive
tasks are executed in the same way as user runs with the following
exceptions; the mean number of equivalent adds performed and the mean
number of data bits transferred, per compute-I/0 loop, are fractions
of the corresponding means for user runs. Thus executive processing
requirements are expressed as fractions of user processing require-
ments and may be varied to represent various executive-to-user
processing ratios.
SECTION IV. APPLICATION OF THE MODEL
The. first application of the model involved a study of two
distinctly different configuration philosophies. One of these philo-
sophies is best illustrated by the UNIVAC 1108 configurations in which
from one to three identical CPU's are used in conjunction with one or
two input/output controllers (lOC'c), which control peripheral sub-
systems by providing a direct data path between main storage and the
peripheral subsystems.
A second philosophy is illustrated by the CDC 6000 series ,
configurations which utilize a single powerful CPU in conjunction with
a number of less sophisticated peripheral processing units (PPU's). In
addition to the PPU's which function like the UNIVAC IOC's, one is
designated system monitor and handles all the executive system processing;
thus the CPU is reserved for user processing only.
This study does not make an in-depth analysis of these two
philosophies, but presents an approach for examining the cost-effective-
ness of SUMC configurations with and without Executive Controllers (EXCN's)
for all executive system processing. The simulator is used to determine
the relative effectiveness of each configuration in terms of system
throughput.
A. Preliminary Considerations
In studying different possible configurations^ there is no
SUM! performance criterion against which simulator results can be com-
pared in evaluating a particular configuration. Thus the principal use
of the model is in comparing the relative performance of two or more possible
configurations. In an effort to make these comparisons more meaningful,
the following three concepts were defined for the study under consideration;
baseline job-mix, minimum configuration, and balanced configuration.
Before developing workloads upon which to exercise the various
simulated configurations, a baseline job-mix was established to use as a
standard. Since SUMC is a candidate computer for space station data
processing, estimates of the space station data processing requirements
(see Table 1) were used to formulate the baseline job-mix.
TABLE 1: SPACE STATION PROCESSING ESTIMATES
User Requirements
Executive Requirements
Average Data
Transfer Rate
(Bits/Sec.)
11.5 x 106
60 x 103
Average
Computation Rate
(Operations/Sec.)
700 x 103
657 x 103
10
The minimum configuration, which possessed some features
required of SUMC, was minimal in the sense that all other configura-
tions considered in the study were derived by upgrading this
configuration. Since SUMC must have the capability of operating in
Triple Modular Redundency (TMR) mode, the minimum configuration con-
tained three identical CPU's. These CPU's operated at a rate of two
microseconds per add, a design specification of SUMC. No criteria
have been established with regard to SUMC I/O subsystems, so the
minimum configuration was arbitrarily given nine data channels to-
gether with I/O subsystems having a common data transfer rate of 4000
bits per millisecond.
The concept of a balanced configuration was derived to pro-
vide a criterion for identifying bottlenecks at the CPU's or I/O sub-
systems within a configuration. If CQ is the average time spent in the
CPU queue and IQ is the average time spent in a channel queue, per
compute-I/0 loop, then the configuration being simulated is considered
to be balanced with respect to the job-mix it is processing if
1/2<CQ/IQ<2.
B. Study Procedures
Figure 3 illustrates the procedures used in the study. Five
job-mixes were defined (See Table 2) and for each of these job-mixes,
balanced configurations were determined with and without SPP's. Each
configuration was then exercised against each job-mix to provide satis-
tics for making the following evaluations:
1; Relative performance when processing a particular
job-mix.
2. Relative performance across job-mix spectrum.
3. Relative cost.
11
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FIGURE 3. STUDY PROCEDURES
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Table 2 shows a spectrum of job-mixes derived from the baseline
mix of Table 1. The parameters are translated from "average data transfer
rate" and "average compution rate" of Table 1 to "mean number of bits
transferred per compute-I/O loop" and "mean number of adds per compute-I/O
lobp" in Table 2. The characteristic compute: i/o ratio of the user
requirements of the baseline mix of Table 1 is duplicated in job-mix 3
in Table 2. The lower numbered mixes are more compute-bound and higher
numbered more I/O bound than the baseline.
TABLE 2: JOB-MIX DESCRIPTIONS
Job-Mix
- • • .
 :
 •'•••'
1
2
3
4
5
Mean No. Bits Trans,
per Compute -I/O Loop
200,000
224,000
264,000
288,000
316,000
Mean Number Adds
per Cqmpute-I/0 Loop
,. 24,000
21,000
16,000
13,000
10,000
13
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FIGURE 4. COMPARISON OF TWO CONFIGURATIONS
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1. Performance Analysis. Figure 4 illustrates a type of
performance analysis possible with the simulation results. Two statistics
are represented in each histogram: Average compute and I/O processing
time required per compute-I/0 loop (dashed line), and average total time
(compute and I/O processing times plus CPU and I/O queue times) per
compute-I/0 loop, represented by the solid line.
Configuration A is the minimum configuration and is balanced for
job-mix 3, the baseline job-mix. Configuration B was obtained by adding
three SPP's to Configuration A thereby removing all executive system over-
head from the CPU's and rebalancing for job-mix 3; this was achieved by
doubling the data transfer rate of the I/O devices.
In Configuration A, the ratio of compute to I/O times were chosen
so that the average total compute and I/O times were constant across the
spectrum of job-mixes. The worst queueing situation occurs for the most
compute bound mix (job-mix 1) as can be seen from Figure 4 and Table 3,
where the queue serving the three CPU's represents a severe bottleneck.
This condition is alleviated, however, in Configuration B, where
the CPU queueing time is reduced by a factor of four (see Table 3) due
to the removal of the non-user tasks from the CPU's to the SPP's.
Table 3 also shows that the I/O queueing times are reduced for all
job-mixes because of the faster peripheral devices. Additionally, Config-
uration B exhibits a lower average processing time in all cases: this
again is due to the faster peripheral devices since the CPU speed was
held constant for both configurations.
It is of interest to note that the variation in average processing
time per compute-I/0 loop was more nearly constant in Configuration B,
varying by 36.57o across the job-mix spectrum. This compares with a
variation of 48.17° for Configuration A. Hence, for the situation considered
where the processing load was known in only a gross form (see Table 1)
Configuration B has the advantage that its throughput is less sensitive
to changes in the nature of the processing load.
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2. System Cost, A further factor which bears on the desir-
ability of a particular configuration is the cost of the system. For
example, configuration A processed job-mix 3 at a rate of 136 milli-
seconds per compute-I/0 loop whereas configuration B required only 75
milliseconds per loop, a reduction of forty-five (45%) percent.
However, configuration B is a more expensive system than con-
figuration A (three additional SPP's and I/O devices twice as fast).
In evaluating the two configurations this difference in cost must be
taken into account along with the difference in processing capabilities.
One way to assess these two factors in a common expression is to find
a value for "Throughput per Dollar" for each configuration. The
following expression could be used to find Throughput per Dollar:
Throughput/Dollar = I/(Average Loop Time)
System Cost
where,
System Cost = (No. CPU's)*(CPU Cost)+(No. SPP's)*(SPP Cost)+
(No. Channels)*(I/O Device Cost)
Of course this assessment is possible only for a definite con-
figuration where reasonable cost estimates are available for the system
components.
16
SECTION V. CONCLUSIONS
A simple model has been derived to enable a study of a basic
computer configuration to be made. Two configurations were examined,
one with and the other without special purpose processors dedicated
to the processing of system tasks. It is concluded that for the
space station workload description considered, that the system having
the additional dedicated processors is the more "broadly tuned" in that
its throughput rate is less sensitive to the compute-I/0 characteristic
of the job-mix being processed.
A figure of merit was derived based upon the throughput per
dollar ratio for both systems.
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